


Multilayer Chip Varistor For ESD Protection

### **FEATURES**

| Fast response, instantly clamping the transient over voltage.
| High surge current handling capability.
| High energy absorption capability.
| Low clamping voltages, providing better surge protection.
| Low capacitance values, providing digital switching circuitryprotection.
| High insulation resistance, preventing electric arcing to the adjacent devices or circuits.



## **APPLICATIONS**

| Universal Serial Bus (USB).  |  |
|------------------------------|--|
| Mobile communication.        |  |
| Computer/DSP product.        |  |
| Video and audio ports.       |  |
| Portable/Hand-Held Products. |  |
| Data, Diagnostic I/O ports.  |  |

## **APPROVALS**

| RoH | Compliance with 2011/65/EU         |
|-----|------------------------------------|
| HF  | Compliance with IEC61249-2-21:2003 |

## **ELECTRICAL SPECIFICATION**

| Test condition                               |   |  |  |
|--|---|--|--|
| Varistor voltage                             | In = 1 mA DC                                  |  |  |
| Leakage current                              | Vdc = 24 V DC                                 |  |  |
| Maximum clamping voltage                     | Ic = 1 A                                      |  |  |
| Rated peak single pulse<br>transient current | 8 / 20 μs waveform, +/- each<br>1 time induce |  |  |
| Capacitance                                  | 10/1000 μs waveform                           |  |  |
| Insulation resistance after reflow soldering | f = 1MHz, Vrms = 0.5 V                        |  |  |



# **ELECTRICAL SPECIFICATION**

| Electrical specification |               |  |  |  |
|--------------------------|---------------|--|--|--|
| 24                       | V             |  |  |  |
| 300                      | V             |  |  |  |
| 50                       | V             | Maximum  |  |  |
| 1                        | А             | Maximum  |  |  |
| > 12                     |               |  |  |  |
| < 0.1                    | μΑ            |  |  |  |
| < 0.5                    | ns            |  |  |  |
| < 0.05                   | %/°C          |  |  |  |
| 0.15                     | pF            | Typical  |  |  |
| -30 to +30               | %             |  |  |  |
| > 10                     | МΩ            |  |  |  |
| -55 to +125              | °C            |  |  |  |
| -55 to +125              | °C            |  |  |  |
|                          | 24 300 50 1 2 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |  |  |



# **RELIABILITY TESTING PROCEDURES**


| Reliability par                    | ameter                     | Test methods and remarks  | Test requirement                   |
|------------------------------------|----------------------------|---|------------------------------------|
| Pulse current capability           | lmax<br>8/20 μs            | IEC 1051-1, Test 4.5.<br>10 pulses in the same direction at 2 pulses per<br>minute at maximum peak current  | d Vn /Vn≤10%<br>no visible damage  |
| Electrostatic discharge capability | ESD<br>C=150 pF,<br>R=330Ω | IEC 1000-4-2<br>Each 10 times in positive/negative direction in<br>10 sec at 8KV contact discharge (Level 4)  | d Vn /Vn≤10%<br>no visible damage  |
|                                    | Thermal shock              | IEC 68-2-14 Condition for 1 cycle Step 1 : Min. $-40^{\circ}$ C, $30\pm3$ min. Step 2 : Max. +125°C, $30\pm3$ min. Number of cycles: 30 times           | d Vn /Vn≤5%<br>no visible damage   |
|                                    | Low temperature            | IEC 68-2-1 Place the chip at -40 $\pm$ 5°C for 1000 $\pm$ 12hrs. Remove and place for 24 $\pm$ 2hrs at room temp. condition, then measure               | d Vn /Vn≤5%<br>no visible damage   |
| Environmenta                       | High temperature           | IEC 68-2-2 Place the chip at $125\pm5^{\circ}$ C for $1000\pm24$ hrs. Remove and place for $24\pm2$ hrs at room temp. condition, then measure           | d Vn /Vn≤5%<br>no visible damage   |
| l reliability                      | Heat resistance            | IEC 68-2-3 Apply the rated voltage for $1000\pm48$ hrs at $85\pm3$ °C. Remove and place for $24\pm2$ hrs at room temp. condition, then measure          | d Vn /Vn≤5%<br>no visible damage   |
|                                    | Humidity<br>resistance     | IEC 68-2-30<br>Place the chip at 40±2°C and 90 to 95% humidity for<br>1000±24hrs. Remove and place for 24±2hrs at room temp.<br>condition, then measure | d Vn /Vn≤10%<br>no visible damage  |
|                                    | Pressure<br>cooker test    | Place the chip at 2 atm, 120°C, 85%RH for 60 hrs. Remove and place for 24±2hrs at room temp. condition, then measure                                    | d Vn /Vn≤10%<br>no visible damage  |
|                                    | Operating life             | Apply the rated voltage for 1000±48hrs at 125±3°C.<br>Remove and place for 24±2hrs at room temp. condition,<br>then measure                             | d Vn /Vn≤10%<br>no visible damage  |
| Mechanical<br>Reliability          | Adhesive strength          | IEC 68-2-22<br>Applied force on SMD chip by fracture<br>from PCB  | Strength>10 N<br>no visible damage |



## **MATERIAL SPECIFICATION**

| Body               | Internal electrode | External electrode    | Thickness of Ni/Sn plating layer |
|--------------------|--------------------|-----------------------|----------------------------------|
| ZnO based ceramics | Silver – Palladium | Silver – Nickel – Tin | Nickel $> 1$ μm, Tin $> 2$ μm    |


# **DIMENSION SPECIFICATION**



| Size | L(mm)    | W(mm)          | T(mm) | M(mm)     |
|------|----------|----------------|-------|-----------|
| 0402 | 1.0±0.10 | $0.5 \pm 0.10$ | ≤ 0.6 | 0.20±0.10 |

# **SOLDERING RECOMMENDATIONS**

| Reflow Condition   |   | Lead-free assembly |
|--|---|--------------------|
|  | Temperature Max $(T_{s(min)})$            | 150°C              |
| Pre Heat   | Temperature Max $(T_{s(max)})$            | 200°C              |
|  | Time (min to max) $(t_s)$                 | 60 – 180 secs      |
| Average rar  | mp up rate (Liquidus Temp $(T_L)$ to peak | 3°C/second max     |
| T <sub>s(max)</sub> to T <sub>L</sub> - Ramp-up Rate         |   | 3°C/second max     |
| Reflow   | Temperature (T」) (Liquidus)               | 217°C              |
| Reflow   | Time (min to max) $(t_L)$                 | 60 – 150 seconds   |
| Peak Temperature (T,)  |   | 260°C              |
| Time within 5°C of actual peak Temperature (t <sub>p</sub> ) |   | 20 – 40 seconds    |
| Ramp-down Rate   |   | 6°C/second max     |
| Time 25°C to peak Temperature (T,)                           |   | 8 minutes max.     |
| Do not exceed  |   | 260°C              |





# **DRDERING INF ORMATIOON**

| Part Number  | Package&Size        | QTY/Reel | Reel Size |
|--------------|---------------------|----------|-----------|
| SME0402B24MA | 0402 (1.0 x 0.5 mm) | 10000PCS | 7"        |



### Headquarters

No.3387 Shendu Road Pujiang I&E Park Minhang Shanghai China 201000

#### Hotline

400-021-5756

#### Web

Https://www.semiware.com

#### Sales Center

Tel: 86-21-3463-7458 Email: sales18@semiware.com

#### **Customer Service**

Tel: 86-21-5484-1001

Email: sales17@semiware.com

#### **Technical Support**

Tel: 86-21-3463-7654

Email: fae01@semiware.com

### **Complaint & Suggestions**

Tel: 86-21-3463-7172

Ext: 8868

Email: cs03@semiware.com

#### By QR Code





Wehsite

Machat

To find your local partner within Semiware's global website: www.semiware.com © 2022 Semiware Semiconductor Inc.

The content of this document has been carefully checked and understood. However, neither Semiware nor its subsidiaries assume any liability whatsoever for any errors or inaccuracies of this document and the consequences thereof. Published specifications are subject to change without notice. Product suitability for any area of application must ultimately be determined by the customer. In all cases, products must never be operated outside their published specifications. Semiware does not guarantee the availability of all published products. This disclaimer shall be governed by substantive Chinese law and resulting disputes shall be settled by the courts at the place of business of Semiware. Latest publications and a complete disclaimer can be downloaded from the Semiware website. All trademarks recognized.